Skip to main content
SpringerLink
Log in

A New Highly Accurate CMOS Current-Mode Four-Quadrant Multiplier

  • Research Article - Electrical Engineering
  • Published:
Arabian Journal for Science and Engineering Aims and scope Submit manuscript

Abstract

A new CMOS current-mode four-quadrant analog multiplier is presented. The design is based on the square-difference approach using short-channel MOSFETs operating in saturation region and a rectifier. The squaring circuit used is free of error due to carrier mobility reduction and hence an accurate multiplier is achieved. Tanner T-spice is used to confirm the functionality of the proposed design using 0.18μm TCMS CMOS process technology. Simulation results shows that the relative error is 1.8% and –3dB frequency is 230MHz.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Bruun E.: Analytical expressions for harmonic distortion at low frequencies due to device mismatch in CMOS current mirrors. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 46(7), 937–941 (1999)

    Article  Google Scholar 

  2. Palmisano G., Palumbo G., Pennisi S.: High linearity CMOS current output stage. Electron. Lett. 31(10), 789–790 (1995)

    Article  Google Scholar 

  3. Balmford R.A.H., Redman-White W.: New high-compliance CMOS current mirror with low harmonic distortion for high-frequency circuits. Electron. Lett. 29(20), 1738–1739 (1993)

    Article  Google Scholar 

  4. Pelgrom M.J., Duinmaijer A.C., Welbers A.P.: Matching properties of MOS transistors. IEEE J. Solid-State Circuits 24(5), 1433–1439 (1989)

    Article  Google Scholar 

  5. Michael C., Ismail M.: Statistical modeling of device mismatch for analog MOS integrated circuits. IEEE J. Solid-State Circuits 27(2), 154–166 (1992)

    Article  Google Scholar 

  6. Han G., Sanchez-Sinencio E.: CMOS transconductance multipliers: a tutorial. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 45(12), 1550–1563 (1998)

    Article  Google Scholar 

  7. Gilbert B.: A precise four-quadrant multiplier with subnanosecond response. IEEE J. Solid-State Circuits 3(4), 365–373 (1968)

    Article  Google Scholar 

  8. Gilbert B.: A high-performance monolithic multiplier using active feedback. IEEE J. Solid-State Circuits 9(6), 364–373 (1974)

    Article  Google Scholar 

  9. Soo D.C., Meyer R.G.: A four-quadrant NMOS analog multiplier. IEEE J. Solid-State Circuits 17(6), 1174–1178 (1982)

    Article  Google Scholar 

  10. Babanezhad J.N., Temes G.C.: A 20-V four-quadrant CMOS analog multiplier. IEEE J. Solid-State Circuits 20(6), 1158–1168 (1985)

    Article  Google Scholar 

  11. Song H.J., Kim C.K.: An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers. IEEE J. Solid-State Circuits 25(3), 841–848 (1990)

    Article  Google Scholar 

  12. Kim C.W., Park S.P.: Design and implementation of a new four-quadrant MOS analog multiplier. Analog Integr. Circuits Signal Process. 2(2), 95–103 (1992)

    Article  Google Scholar 

  13. Wang Z.: A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance. IEEE J. Solid-State Circuits 26(9), 1293–1301 (1991)

    Article  Google Scholar 

  14. Abel, C.; Sakurai, S.; Larsen, E.; Ismail, M.: Four-quadrant CMOS/BiCMOS multipliers using linear-region MOS transistors. In: 1994 IEEE International Symposium on Circuits and Systems, 1994 (ISCAS’94), vol. 5, pp. 273–276 (1994)

  15. Igarashi Y., Hyogo A., Sekine K.: Design of very low-distortion, four-quadrant analog multiplier-type CMOS-OTA considering variation of mobility according to the gate voltage. Electron. Commun. Jpn. (Part II: Electron.) 77(7), 65–76 (1994)

    Article  Google Scholar 

  16. Liu S.I., Hwang Y.S.: CMOS four-quadrant multiplier using bias feedback techniques. IEEE J. Solid-State Circuits 29(6), 750–752 (1994)

    Article  Google Scholar 

  17. Naderi, A.; Mojarrad, H.; Ghasemzadeh, H.; Khoei, A.; Hadidi, K.: Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed. In: EUROCON’2009. IEEE, pp. 282–287 (2009)

  18. Seon J.K.: Design and application of precise analog computational circuits. Analog Integr. Circuits Signal Process. 54(1), 55–66 (2008)

    Article  Google Scholar 

  19. Naderi A., Khoei A., Hadidi K., Ghasemzadeh H.: A new high speed and low power four-quadrant CMOS analog multiplier in current mode. AEU-Int. J. Electron. Commun. 63(9), 769–775 (2009)

    Article  Google Scholar 

  20. Oliveira V.J., Oki N.: Low voltage four-quadrant current multiplier: an improved topology for n-well CMOS process. Analog Integr. Circuits Signal Process. 65(1), 61–66 (2010)

    Article  Google Scholar 

  21. Alikhani A., Ahmadi A.: A novel current-mode four-quadrant CMOS analog multiplier/divider. AEU-Int. J. Electron. Commun. 66(7), 581–586 (2012)

    Article  Google Scholar 

  22. Chaisayun I., Piangprantong S., Dejhan K.: Versatile analog squarer and multiplier free from body effect. Analog Integr. Circuits Signal Process. 71(3), 539–547 (2012)

    Article  Google Scholar 

  23. Menekay S., Tarcan R.C., Kuntman H.: Novel high-precision current-mode circuits based on the mos-translinear principle. AEU-Int. J. Electron. Commun. 63(11), 992–997 (2009)

    Article  Google Scholar 

  24. Dejhan, K.; Suwanchatree, N.; Chaisayun, P.P.I.: The CMOS analog multiplier free from mobility reduction. In: IEEE International Symposium on Communications and Information Technology, 2004 (ISCIT 2004), vol. 1, pp. 23–28 (2004)

  25. Ibaragi E., Hyogo A., Sekine K.: A CMOS analog multiplier free from mobility reduction and body effect. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 82(2), 327–334 (1999)

    Google Scholar 

  26. Menekay S., Tarcan R.C., Kuntman H.: Novel high-precision current-mode multiplier/divider. Analog Integr. Circuits Signal Process. 60(3), 237–248 (2009)

    Article  Google Scholar 

  27. Sohrabi A., Rezaei A. et al.: High performance current-mode multiplier circuit. Int. J. Innov. Technol. Explor. Eng. 3(5), 119–122 (2013)

    Google Scholar 

  28. Al-Absi, M.A.; As-sabban, I.: A New Current-Mode Squaring Circuit with Compensation for Error Resulting from Carrier Mobility Reduction Paper, pp. 358–361. Eleco, Turkey (2013)

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia

    Munir A. Al-Absi & Ibrahim A. As-Sabban

Authors
  1. Munir A. Al-Absi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ibrahim A. As-Sabban
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Munir A. Al-Absi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Al-Absi, M.A., As-Sabban, I.A. A New Highly Accurate CMOS Current-Mode Four-Quadrant Multiplier. Arab J Sci Eng 40, 551–558 (2015). https://doi.org/10.1007/s13369-014-1551-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s13369-014-1551-3

Keywords

Search

Navigation