In:
SID Symposium Digest of Technical Papers, Wiley, Vol. 41, No. 1 ( 2010-05), p. 234-237
Abstract:
A novel fivemask low temperature polycrystalline silicon LTPS complementary metal oxide semiconductor CMOS structure was verified by manufacturing the thin film transistor TFT test samples using the proposed fivemask LTPS CMOS process. In integrating the fivemask CMOS structure, a selective storage area formation process was developed, without additional photo mask steps, to solve the sputtering damage encountered inevitably in the contact between polycrystalline silicon pSi and storage metal. In addition, the selectively thin dielectric layer increased capacitance per unit area, and thus, increased the aperture ratio of AMLCD panel by reducing the capacitor area without reducing GI thickness in TFT
Type of Medium:
Online Resource
ISSN:
0097-966X
,
2168-0159
Language:
English
Publisher:
Wiley
Publication Date:
2010
detail.hit.zdb_id:
2526337-7
Permalink