In:
Applied Physics Letters, AIP Publishing, Vol. 99, No. 5 ( 2011-08-01)
Kurzfassung:
A wafer level three-dimensional (3D) PN junction capacitor for passive device integration on Si is developed. The 3D capacitor structure is created by deep trench etching of Si and appropriate doping. The salient characteristics of the PN junction capacitors fabricated in this study are as follows. The maximum areal capacitance density is 11.5 fF/μm2, the highest breakdown voltage is −20 V, and the minimum leakage current is 5 nA at an applied reverse voltage of −5 V. In comparison with the planar PN junction capacitor, the 3D junction capacitor can provide 8-12 times the capacitance density at the same doping concentration.
Materialart:
Online-Ressource
ISSN:
0003-6951
,
1077-3118
Sprache:
Englisch
Verlag:
AIP Publishing
Publikationsdatum:
2011
ZDB Id:
211245-0
ZDB Id:
1469436-0
Permalink